2006), thermal evaporation , and chemical vapor deposition (Westwater et al. 1997; Cui et al. 2001; Hochbaum et al. 2005) . In the literature these methods have been roughly categorized according to the underlying growth modes described, respectively, as solid-liquid-solid (SLS) growth (Paulose et al. 2003; Yan et al. 2000) , vapor-liquid-solid (VLS) growth (Wagner et al. 1964; Givargizov et al. 1975) , and oxide assisted growth (OAG) (Zhang et al. 2001a; 2001b; Zhang et al. 2003) . For eventual technological impact it is essential to understand the fundamental processes by which SiNWs are synthesized as well as develop approaches to tailor the functionality of SiNWs through post-growth processing. This chapter reviews recent novel research results in both areas regarding SiNW-based materials. Section 2 presents a brief overview of the fundamental growth mechanisms of SiNWs. Sections 3 and 4 describe the experimental methodology for SiNW growth and the details of SLS and VLS SiNW synthesis, respectively, used for the research presented here. Section 5 details the utilization of postgrowth processing SiNWs in the formation of conductive core-shell nanostructures. This includes detailed electrical transport testing and modeling. Section 6 reviews the recent observation of a novel SLS-based SiNW growth mode in which nanowire growth is preferentially initiated at oxide-meditated etch pits in the crystalline Si wafer substrate. Lastly, Section 7 presents a brief summary of the work described in this chapter and highlights opportunities for future research and development.
Growth Mechanisms
The solid-liquid-solid (SLS) growth approach is a relatively straightforward technique to synthesize silicon nanowires because it does not require a gas phase precursor such as SiH 4 or SiCl 4 . Via the SLS process, as shown in Fig. 1 , silicon nanowires can be directly grown on a silicon substrate which acts as the silicon source (Paulose et al. 2003) . In the SLS process a catalyst is deposited on a single-crystal silicon substrate. The annealing of the catalystdeposited Si substrate results in metal-silicon alloy nano-droplet formation. Continuous diffusion of silicon atoms from the substrate to the droplet at elevated temperatures causes saturation of silicon atoms inside the alloy droplet which leads to precipitation of silicon at the surface of the droplet. The surface Si precipitate forms a Si growth front resulting in nanowire formation from the catalyst because of a negative temperature gradient at the droplet surface (e.g. due to a gas flow) (Paulose et al. 2003) . The vapor-liquid-solid (VLS) growth mechanism is widely cited method for nanowire synthesis. It utilizes silane (SiH 4 ) or SiCl 4 instead of a bare silicon wafer for the silicon source, or a laser ablated Si-metal catalyst target (Morales et al. 1998; Chen et al. 2002) . The VLS growth mode was first described in detail decades ago (Wagner et al. 1964) . A metal catalyst (Au in our experiments) is used in VLS growth as favored sites for absorption of the gas phase precursor. As temperature increases, the thin Au catalyst films break into nano-scale droplets above the eutectic temperature and Au-Si alloy nanodroplets are formed that supersaturate upon continued exposure to the precursor gas, resulting in the precipitation of the solid nanowire, shown in Fig 2. In contrast to SLS growth, the alloy clusters can generally be observed at the tips of the wires. In contrast to the SLS and VLS SiNW growth modes, SiNW synthesis via oxide assisted growth (OAG) is induced by the presence of silicon oxide instead of a metal catalyst. During the process Si-rich oxide clusters prefer to form Si-Si bonds among one another while oxygen-rich silicon oxide cluster prefers to form Si-O bonds with other oxygen rich SiO x clusters (Zhang et al. 2001a; 2001b; Zhang et al. 2003) . Highly reactive silicon atoms in the deposited silicon-rich oxide clusters are strongly bonded to the silicon substrate. In the same cluster, exposed non-bonded, reactive silicon atoms exposed to the vapor phase act as nuclei for adsorption of additional reactive silicon oxide clusters (Zhang et al. 2003) . The result is the formation of a self-assembled Si-rich oxide growth front exhibiting a wire-like morphology.
Silicon wafer

Experimental Methods
For the SiNW synthesis described in this chapter p-type (100) and (111) silicon wafers with electrical resistivity in the 1-20 Ω•cm range were used. Wafers were cleaned with diluted hydrofluoric acid (5%) to remove the native oxide layer and ultrasonicated in acetone to remove organic contamination. The cleaned samples were immediately loaded into a physical vapor deposition (PVD) chamber (evacuated to 5×10 -7 torr) for sputtering of a Au catalyst film with a thickness of 4 nm for SLS growth. For VLS nanowire growth, a Au catalyst film was deposited on the Si substrate with a thickness that varied from 1-100 nm. Following Au deposition the silicon samples were placed inside an annealing chamber. The annealing chamber was evacuated to a base pressure of approximately 5 Torr and backfilled with high purity (99.999%) Ar gas. The total pressure of the system was then raised to atmospheric pressure through an Ar gas flow. For SLS nanowire growth, the Au-deposited Si samples were annealed at 1000 °C (30 minute ramping time) under Ar (also 99.999 % purity) gas flow at 2,000 sccm. The annealing duration, as shown in Fig. 3 , was varied from 10 minutes to 120 minutes after the temperature ramp to investigate the effect of annealing time on the Si nanowire diameter, length, and overall morphology. To investigate the SLS SiNW synthesis process, various experimental parameters including Ar gas flow rate and sample position within the chamber were varied. Au-deposited samples were positioned at various points from a lower temperature region within the chamber near the inlet of Ar gas (as compared to the center of the annealing chamber). Early stages of SLS SiNW growth were observed with a shorter annealing duration (typically, below 15 minutes -see Section 6). The temperature inside the oven could be reduced by utilizing an Ar flow with 2,000 sccm when the oven heater is turned off; however, there was a latent annealing duration of approximately 8 min while temperature cooled to ~ 800 °C. To eliminate this unnecessary duration and to enable investigation of the early stages of nanowire growth, 20,000 sccm of Ar was flown inside the chamber, which quenched the growth relatively quickly. Vapor-liquid-solid (VLS) SiNW growth was also investigated to optimize growth rate and diameter distribution. The Au catalyst film thickness was varied from 1 to 100 nm in thickness. Likewise, an optimized VLS SiNW growth rate in the reactor was achieved at a temperature of 500 °C. For core-shell metal and metal-silicide wire structures surface metallization of SiNWs utilized nickel and the tungsten. Metal deposition and subsequent thermal processing was carried out for as-deposited SiNWs to investigate surface silicide formation. Nickel was deposited on the nanowires via e-beam evaporation (calibrated for an effective blanket film thickness of 150 nm) on SLS and VLS SiNWs. Tungsten was deposited on VLS SiNWs with 2 nm and 4 nm thickness likewise using an atomic layer deposition (ALD) process. Nickel deposited SiNW samples were annealed using a rapid thermal annealing system at 550 °C for 5 min (for SLS, VLS nanowire samples) and at 600 °C for 5 min (for SLS nanowire samples) with a 10 min ramping time to compare resultant SiNW morphologies (subsequently investigated by scanning electron microscopy (SEM)). Metal-coated SiNWs and as-grown SiNWs were dispensed on metal-patterned Si wafers to carry out two-point and four-point electrical conductivity measurements. Electrical contacts were formed using direct-write Pt electrode deposition within a dual-beam focused ion beam SEM (FIB-SEM). Structural and compositional properties of these wires were analyzed using scanning electron microscopy (SEM), energy dispersive x-ray spectroscopy (EDS), and transmission electron microscopy (TEM).
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Solid-liquid-solid (SLS) growth
Scanning electron microscopy (SEM) micrographs of typical SLS SiNWs synthesized for various-length anneals at 1000 °C are shown in Fig. 4 . The furnace temperature was ramped to 1,000 °C for 30 min under 2,000 sccm Ar flow. After the ramp the furnace temperature was held constant for durations ranging from 10 minutes to 120 minutes. The effects of SLSgrowth annealing duration have been reported (Lee et al. 2008 ). An approximately bimodal diameter distribution was observed. In the previous work (Lee et al. 2008) , variation of the anneal duration and Ar gas flow rate served to quench the SiNW growth and also served to coarsely regulate nanowire diameter. This preliminary conclusion follows from the basic SLS growth mechanism if high Ar flow rates (~ 20,000 sccm) are sufficient to reduce the temperature at the alloy droplet below that necessary for SiNW growth. Dependence of annealing duration on SLS nanowire growth (Lee et al. 2008) .
Transmission electron microscopy (TEM) was used to carry out compositional and structural analyses of SLS nanowires ( Fig. 5(a) ). Nanowires were detached from the initial silicon wafer using ultrasonication in a methanol solution as described above. A selectedarea electron diffraction (SAED) pattern ( Fig. 5(b) ) was acquired from an individual SiNW and indicated a locally amorphous structure. The EDS spectra of as-deposited SiNWs on highly oriented pyrolytic graphite (HOPG) substrates indicated the presence of oxygen (Fig. 5(c) ) and implied that the nanowires are likely SiO x in nature, consistent with the observation of an amorphous microstructure. It should be noted that nanowires grown via the SLS method are generally in an amorphous state, while crystalline nanowires have been typically observed via VLS growth. This may result from the high temperature of the SLS growth process and the relatively high growth rates of those nanowires, which lead to amorphous rather than crystalline microstructure. If sufficient processing control could be established, such large self-assembled Si structures may have potential for use in 3D IC interconnections upon metallization or metal silicidation. Ni was also used as a catalyst for VLS growth (Fig 7. ). Experimental results show that the SiNW morphology from a Ni catalyst is similar to that of Au-catalyzed VLS SiNWs. Bi-directional growth was observed at the edge of one Ni-catalyzed VLS SiNW sample (Fig 7(b) ).
www.intechopen.com Transmission electron microscopy (TEM) of VLS SiNWs was also undertaken for compositional and structural analyses ( Fig. 8 ) and for comparison with SLS-grown nanowires. VLS Si nanowires were detached from the initial silicon wafer using ultrasonication in a methanol solution as described above. Selected-area electron diffraction (SAED) patterns ( Fig. 8 (c)) indicated a crystalline structure for all VLS nanowires investigated. It should be noted that nanowires grown via VLS are typically crystalline, while amorphous nanowires have been typically observed via SLS growth. Both trends agreed with the work presented here. The physical properties of both VLS and SLS SiNWs were further investigated with Raman scattering. Figure 9 (a)-(c) shows Raman spectra of an as-grown SLS and VLS SiNW compared to that of the Si wafer substrate. The SLS SiNW Raman peak is located at 509 cm -1 , and the VLS SiNW Raman peak is located at 517 cm -1 while the Si substrate Raman peak is located at 520 cm -1 . All peaks correspond to the first-order transverse optical phonon mode (TO) in locally ordered Si. The substantial SiNW TO peak shift and broadening evident in the SLS SiNW results from the substantial local Si-Si disorder. This observation is consistent with prior Raman measurements of SiO x systems Li et al. 1999; Li et al. 2005) . 
Core-shell Approaches for Metallic Channel Formation
Synthesis, metallization, structural and compositional characterization of SLS SiNWs
To investigate the formation of conductive shells on SiNWs, nickel was deposited on asgrown SLS SiNWs via e-beam evaporation calibrated for an effective blanket film thickness of 150 nm. Post-deposition thermal processing was carried out for nickel silicide formation (550 °C for 5 minutes via rapid thermal annealing (RTA) and 600 °C for 5 minutes with a 10 minute ramp). The post-anneal nanowire surface morphology was sensitive to the anneal temperature and ramp rate. Rapid ramps resulted in an atomically-smooth Ni-SiNW surface morphology. Slow annealing resulted in a rough Ni-SiNW surface morphology indicative of non-uniform silicide domain formation, as shown in Fig. 10 (a), (b), and (c). Energy dispersive x-ray spectroscopy (EDS) was performed for post-annealed Ni-deposited SiNWs on a HOPG substrate for compositional analysis. Figure 10 spectra of SiNWs after Ni deposition, after slow annealing, and after RTA, respectively. These results confirm the presence of nickel on individual SiNWs after thermal processing. Note the substantial increase of the Lα peak (0.85 keV) relative to the Kα peak (7.47 keV) for the annealed Ni-SiNWs. This implies nickel silicide formation (Kim et al. 2005; Song et al. 2007 ; ). The EDS data in Fig. 10 also confirm the presence of oxygen in the SiNWs. The Ni decoration on the surface of a nanowire after RTA is also shown in the SEM and TEM images of Fig 
Synthesis, metallization, structural and compositional characterization of VLS SiNWs
Similar to the SLS SiNWs, nickel was deposited on as-grown VLS SiNWs by e-beam evaporation calibrated for an effective blanket film thickness of 150 nm. Post-deposition thermal processing was carried out for nickel silicide formation at 550 °C for 5 minutes via RTA. SEM micrographs in Figs. 12(c) and (d) show that deposited Ni does not coat VLS SiNWs conformally. The asymmetric coating induces mechanical deformation during RTA processing due to thermal expansion differences ( Fig. 12(g) ). To investigate nickel silicide formation during RTA processing, energy dispersive x-ray spectroscopy (EDS) was performed for as-grown SiNWs ( Fig. 12(b) ), post-annealed Ni-deposited SiNWs ( Fig. 12(f) ), Ni-etched nanowires after RTA ( Fig. 12(i) ), and Ni-etched nanowires without RTA ( Fig.  12(k) ). Samples for EDS analysis were transferred to a HOPG substrate for compositional analysis. EDS data confirmed that Ni was completely removed during the etching process in the absence of RTA. In contrast Ni was present for samples that underwent RTA. This implies Ni silicide formation at the Ni/SiNW interface since the Ni etchant used does not attack stoichiometric nickel silicide phases. Fast Fourier transform (FFT) diffraction patterns and TEM micrographs of Ni silicided nanowires suggest that they are crystalline (Fig. 13) . VLS SiNWs were also coated with tungsten (2-4 nm thick layer) via an atomic layer deposition (ALD) process. This process was chosen for its ability to provide a conformal coating of W on the high surface area SiNWs. Following W ALD, the samples were annealed in the RTA furnace at 800 °C under a N 2 flow to form W silicide. TEM-EDS was performed on the resulting structures to confirm the presence of W (Fig. 14) although it is not, in principle, possible to distinguish WO x from WSi x from this data. 
Electrical transport of as-grown and metal-coated SiNWs
As-grown silicon nanowires via SLS and VLS and metal/metal-silicide coated SiNWs (both SLS and VLS) were dispensed on SiO 2 -coated Si wafers patterned with a metal (Au) electrode pattern to carry out electrical conductivity measurements. Electrical contacts between the dispensed SiNWs and the Au electrodes were formed via direct-write FIBbased Pt deposition. The resistivity of thermally processed Ni-SLS SiNWs (Section 5.1) was measured by twoand four-point electrical resistivity measurements (Fig. 15 (b) , (d), (e)). Two-and four-point measurements yield resistances of 2 MΩ and 55 kΩ respectively, for the 9.2 µm long Ni-SLS SiNW with a diameter of 165 nm. Assuming, for the sake of simplicity, that the entire SiNW has been converted to a metal silicide phase the latter value implies an equivalent resistivity of 0.013 Ωcm. This data point is represented by a black circle in Fig. 15 (f) . Figure 15 (f) also shows the electrical resistivity distribution of other as-grown SiNWs (blue squares) and NiSiNWs (red circles). The lowest measured effective electrical resistivity was 0.02 cm www.intechopen.com
Cutting Edge Nanotechnology 178 assuming complete silicidation. (This assumption is discussed in more detail in the following section). After thermal processing of evaporated Ni, the SLS SiNW conductivity is increased up to 7 orders of magnitude. Figure 17 shows the electrical resistivity distribution of all 6 groups of these nanowires including as-grown SLS SiNWs and as-deposited Ni-SiNWs as well as as-grown VLS SiNWs. For this plot it was assumed that all Ni-metallized SiNWs were completely converted to metal silicide (i.e. the entirety of the SiNW cross-section is metallic) and that electrical conduction was confined to the Wregion of the W-coated SiNWs. As expected, metallization increased nanowire electrical conductivity by as much as 8 orders of magnitude. 
Modeling and simulation of electrical transport
To further elucidate the silicidation and metallic conduction of metallized SiNWs analytical and finite-element modeling was carried out. The modeling was restricted to ALD W-coated SiNWs due to the relative uniformity of the W film. Firstly, it was necessary to estimate the www.intechopen.com
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thickness of the post-RTA WSi 2 layer relative to the thickness of a remnant W layer -in the event not all W was consumed during silicidation. Figure 18 schematically illustrates this situation wherein the post-RTA, W-coated SiNW is divided into three distinct radial regions: 1) a single crystalline Si core; 2) a WSi 2 annular region; and 3) an outer W region. Based on simple stoichiometric arguments the annular width of the WSi 2 region depends on the amount of Si and W consumed during the silicidation reaction. Based on bulk Si, W, and WSi 2 unit cell sizes, the thickness of the WSi 2 layer as depicted in Fig. 18 can be calculated as a function of consumed W fraction. These calculations are shown in Fig. 19(a) . The overall electron transport across a WSi 2 -coated SiNW was simulated using COMSOL Multiphysics finite element analysis software. Figure 19 Here,  o is the bulk resistivity, ρ GB is the grain boundary scattering contribution, ρ SS is the surface scattering contribution, ρ SR is the roughness contribution, l o is the electron mean free path, and d is thickness of the film. For W,  o and l o are approximately equal to 8.7 -cm and 33 nm, respectively (Steinhogl et al. 2005) . For WSi 2 these values are 46 -cm and 10nm, respectively (Santucci et al. 1998) . Therefore, an ideal annular resistivity for the 2 nm W-coated VLS SiNW would be 34. 8 -cm. The best experimental resistivity of the 2 nm ALD W coating on the VLS SiNW in this measured for this work was 506 µΩ-cm. The order of magnitude difference implies that surface roughness, thickness variation, and, possibly, local compositional variations (e.g. oxidation) have a large effect on the effective W-coating electrical resistivity. For the case of the WSi 2 coatings the best measured experimental resistivity was 910 µΩ-cm for an RTAprocess 4 nm ALD W coating on a VLS SiNW. Assuming full silicidation the thickness of WSi 2 was 11 nm which translated to an ideal resistivity (using Eq. 1 via the COMSOL package) of 58 µΩ-cm. As for the case of the W film the order of magnitude difference between idealized model and experiment is attributed to disorder and compositional variation in the WSi 2 coating. Modeling results show most current flows through the WSi 2 shell layer as expected ( Fig. 19(b) ).
Novel Growth Mode of Solid-liquid-solid (SLS) Silicon Nanowires
The growth processes for the SLS Si nanowires described in Sections 4 and 5 were optimized with respect to SLS SiNW diameter control and overall nanowire length for evaluation of Ni-based and W-based metallization, electrical transport, and comparison with VLS SiNWs. Those optimization studies also focused on the very early and intermediate stages of SLS SiNW growth and yielded critical insights regarding the initial nucleation of SLS nanowires. Specifically, a novel and previously unreported, high temperature solid-liquid-solid (SLS) silicon nanowire growth mode has been observed and investigated. In this novel mode SLS nanowire nucleation and subsequent growth was uniquely promoted by -and coupled tothe formation of thermally-etched pyramidal pits in the Si substrate which formed during the high-temperature anneal phase BEFORE the onset of SLS SiNW formation. The siliconoxide-mediated thermal pit formation process enhanced Si transport to Au-Si alloy droplets directly adjacent to the pyramidal pits. Consequently, SLS nanowire nucleation and growth was preferentially promoted at the pit edges. The catalytic nature of the pyramidal pits resulted in the observation of SLS nanowire 'blooms' at the pit locations. Subsequent nanowire growth -occurring both at the pit sites and from Au-Si alloy droplets distributed across the planar surfaces of the Si wafer -eventually occluded the pits complicating experimental observation of this mode. A rapid ramp of the Ar gas flow introduced to the SLS growth chamber at selected points in the annealing cycle was sufficient to quench nanowire growth and permit experimental observation of this novel mode. This newly observed process is termed 'thermal pit-assisted growth.' Section 6.1 describes the experimental configuration for growth mode analysis of SLS Si nanowires. Section 6.2 documents the experimental observations of the stages of thermal pit-assisted SLS SiNW growth and presents compositional analysis for determination of Au-Si alloy droplet disposition with respect to the pyramidal pits. Section 6.3 presents and discusses a schematic outline of the thermal pit-assisted growth mode.
Experimental configuration for growth mode analysis of SLS Si nanowires
Central to the observation of thermal pit-assisted SLS SiNW growth was the ability to differentially quench SiNW growth across the sample for comparative SEM analysis. As noted in Section 3 quenching was achieved by positioning Au-deposited samples near the chamber's Ar gas inlet (as compared to the center of the annealing chamber) to exploit the large spatial and temporal temperature gradients. For short annealing durations (typically, below 15 minutes) the temperature near the Ar inlet was rapidly modulated via gas flow. Low Ar flows (~2,000 sccm) introduced upon deactivating the heater yielded a slow cool down (approximately 8 min to reduce chamber temperature below 800 o C and cease SLS SiNW growth -i.e. latent annealing). High Ar flows (~20,000 sccm) resulted in a rapid quench over tens of seconds and was effective at preserving early stage growth configurations and substantially reducing the duration of latent annealing. Figure 20 shows a SEM micrograph of a sample adjacent to the Ar inlet within the annealing chamber (low temperature/fast quench region). This single sample exhibited various regions reflecting different stages of SLS Si nanowire growth. like structures were observed (Figs. 21(d) , (e)) from the 'c' region in which dense SLS SiNW nucleation was localized. SEM micrographs from deeper within the 'c' region also show dense mats of nanowires from the flower-like structures that had spread out and locally covered the substrate (Fig. 21(f) ). The morphology of this latter feature is more consistent with SLS SiNW morphologies observed from regions of the substrate located at the center of the chamber. SLS nanowires originating from the flower-like structures were substantially greater in length and density than more isolated SLS Si nanowires nucleating nearby. On closer inspection, the flower-like nanowire clusters were seen to originate from pyramidal pits in the Si substrate. This growth mode has not been heretofore observed for SLS Si nanowires. 
Experimental observation of a novel SLS Si nanowire growth sequence
Before elaborating on the observation of the 'thermal pit assisted growth mode' it is important to differentiate it from previously reported SLS growth processes. In SLS SiNW growth the Au-Si alloy droplet is generally observed at the bottom of the nanowire on the surface of the substrate. It has been previously observed that SiNWs can nucleate from alloy droplets inside pits on the silicon surface -pits that had been created by the inflow of the silicon to the alloy droplet (Paulose et al. 2003; Sekharet et al. 2008; Kim et al. 2008) . This type of growth was also observed for the work reported here. An example is shown in Fig 22(a) . SLS Si nanowire growth can also proceed without necessitating pit formation (Wang et al. 2006; Elechiguerra et al. 2004) . Such a process was also observed for the work reported here (Figs. 22(b) , and (c)). These conventional processes (growth modes) are typically used to explain the growth mechanism of SLS nanowires. However, these growth modes are distinct from the sequence depicted in Fig. 21 . Due to the spatial and temporal thermal gradients afforded by sample placement in the chamber and the rapid Ar gas flow, a spatially-resolved 'timeline' for this novel growth process was documented via SEM imaging at appropriate positions on the substrate. A clear and more detailed series of micrographs documenting this thermally-quenched sequence of SLS Si nanowire growth steps is shown in Fig. 23 . mode -thermally-induced formation of pits in circular oxidation regions. These pits were pyramidal in shape with sidewalls comprised of intersecting {111} planes in the (100) silicon wafer. It was observed for multiple samples and experimental runs that the pyramidal pits in the Si substrate were formed prior to SLS Si nanowire growth. Figures 23(c) and 23(d) show SiNW nucleation and growth which occurred preferentially at the pyramidal pits. Figures 23(e) and 23(f) shows coalescence of SLS SiNWs from the pyramidal pit regions. Figure 24 affords closer inspection of the pyramidal pit area at the onset of SLS SiNW nucleation. Firstly, Au-Si alloy droplet concentration is localized at the edge of the pyramidal pits ( Fig. 24(a) ). Secondly, the silicon oxide growth front defining the circular region encompassing the pyramidal pit is clearly visible (black arrows in Fig. 24(b) ). The silicon oxide exhibits a granular or porous structure consistent with the local oxidationinduced volume change. The material disposition associated with the regions in and around the pyramidal pits shown in Figs. 23 and 24 was investigated via SEM-based energy dispersion spectroscopy (SEM-EDS). Representative SEM-EDS spectra acquired in and near a cluster of pyramidal pits are shown in Fig. 25 . Figure 25 (a) shows a SEM-micrograph of the pit cluster and positions where EDS spectra were acquired. An EDS spectrum acquired from the bright region at the edge of the pits is shown in Fig. 25(b) and confirms the presence of Au, Si, and O, as expected for the presence of Au-Si alloy droplets (see Fig. 24(a) ) and SiO x . The lower contrast region between the pits (but within the circular oxidized region) reveals no Au (Fig. 25(c) ) and implies that Au-Si alloy droplets congregate preferentially at the pit edges (although the spectrum confirms the presence of oxidized Si). Away from the circular region confining the pits, EDS of the bare Si substrate does show smaller amounts of oxygen ( Fig.  25(d) ) which is attributed to the native oxide. Interestingly, EDS data from the very center of a pit (Fig. 25(e) ) shows no appreciable Au or O. Trace amounts of O are observed further up the pit walls, closer to the pit edge ( Fig. 25(f) ). Combined with the SEM image data of Figs. 21, 23 and 24, the EDS data of Fig. 25 enabled the formulation of a SLS SiNW growth mechanism promoted by the pyramidal pits. An elaboration of this mechanism is provided in the following section. 
Mechanistic description of thermal-pit-assisted SLS Si nanowire growth
Based on extensive SEM micrograph and SEM-EDS analysis (consistent with data shown in Figs. 21, 23, 24 , and 25) of thermal pit assisted SLS SiNW growth it is concluded that a fourstep sequence typifies this growth mode: (1) Nucleation/growth of circular silicon oxide regions; (2) thermal-driven pyramidal pit formation; (3) enhanced Au-Si alloy droplet formation at pyramidal pit edges; and (4) onset of SLS SiNW growth from enhanced Au-Si alloy droplets. The first step in the aforementioned sequence is consistent with previous observations of the decomposition and removal of SiO at high temperatures (1100 °C) from Si wafers, leaving nearly circular regions several microns in diameter (Rubloff et al. 1986; Tromp et al. 1985) . In this process, solid state SiO 2 reacts with solid Si atoms to form volatile SiO groups. This reaction and the subsequent release of SiO are consistent with the circular regions shown in Figs. 23 and 25 and the porous microstructure within these regions seen in Fig. 24(b) . The oxidation kinetics in the circular regions are also consistent with pyramidal pit growth at high temperatures (> 1000 o C). As noted in Section 6.2, Fig. 23(b) indicates that the thermally-etched pyramidal pits are formed along (111) planes from the (100) silicon wafer in agreement with observations of other research groups (Ueda et al. 2004; Reisman et al. 1990; Suzuki 2000a; 2000b) . Trace amounts of oxygen enhanced this thermal etching process at high temperatures (Reisman et al. 1988 , Reisman et al. 1990 with pits originating at Si substrate dislocation sites (Yazdi et al. 2007 ). This supports our observation of pyramidal pit growth in the circular oxidized regions of the Si substrate (Figs. 23(a) and 23(b) ). The source of the oxygen is attributed to solid state SiO 2 (Reisman et al. 1988) , not gas-phase oxygen from the chamber. Indeed, research has shown that pyramidal pit formation occurred preferentially under low oxygen partial pressure (below 3x10 -5 atm) during annealing in Ar (Suzuki 2000a; 2000b; Suzuki 2001) . Those researchers observed no pit formation at higher partial oxygen pressures. This is consistent with our experimental configuration. High purity industrial grade Ar (99.999%) was utilized in our experiment with an oxygen filter loop. The estimated partial pressure of oxygen in our system is at least 10 -6 atm from the Ar gas and does not approach levels close to 3x10 -5 atm even considering other oxygen sources (e.g. quartz tube furnace, sample holder, vacuum excursions, etc…). The formation of volatile SiO groups as a driving force for the pyramidal etch front is confirmed by the EDS spectrum in Fig. 25(e) . No oxygen or Au is evident at the very center of the pit while small trace amounts of oxygen (but no Au) are revealed on the pyramidal pit sidewall nearer the pit edge. The relatively high SiO partial pressure at the pit results in adsorption on Au nanoparticles near the pit edges. This has two primary results. Firstly, Si saturation occurs in the Au-Si alloy droplets at the pit edges comparatively faster than for Au-Si alloy droplets formed on the planar Si wafer surface away from the pyramidal pits. Secondly, oxygen from the SiO species adsorbed on the Au nanoparticles is available to react with the Si substrate thus driving the circular SiO x growth front and promoting additional pyramidal pits. As the pits cluster, their etch fronts converge, enhancing local concentration of Au-Si alloy droplets leading to a density of SLS SiNW nucleation sites. This speculation is wholly consistent with the observation of a relatively high density of Au-Si alloy nanoparticles adjacent to the thermally generated pits (Figs. 23(c) and 24(a)). Also, AuSi alloy droplets at the pit edges exhibited, on average, larger diameters as compared to alloy nanoparticles formed at the planar Si wafer surface away from the pits. As a natural consequence, SLS Si nanowires nucleate and grow more rapidly from the Au-Si alloy droplets at the thermally-generated pit edges as compared with Au-Si alloy droplets at the planar Si wafer surface. This speculation is strongly supported by SEM micrographs shown in Figs. 23(e), (f). It is essential to differentiate the mechanism described above with so-called oxide-assisted growth (OAG). In OAG thermal evaporation or laser ablation is used to evaporate SiO or SiO 2 -Si. The resulting SiO vapor decomposes into Si and SiO 2 resulting in a nanowire-like growth front as described in the literature (Zhang et al. 2001a; 2001b; Zhang et al. 2003) . In our experiment, the volatile SiO results specifically from pit formation. Nanowire growth is specifically catalyzed by Au nanoparticles at the pit edges which serve as SiO adsorption sites. The Au nanoparticles simultaneously promote Si nanowire formation through the SLS process and maintain local SiO x growth further promoting pit formation. This process is described, schematically in Fig. 26 . An Au-coated Si wafer is loaded into the chamber. As the sample is heated the Au film dewets to form Au nanoparticles, resulting in Au-Si alloy droplets on the substrate. At selected regions, larger Au-Si alloy droplets are formed via ripening effects. Dangling bonds associated with substrate silicon atoms promote local oxidation (from both low partial pressure gas phase oxygen and solid oxide sources) as shown in Fig. 26(a) . Continued oxidation and SiO volatilization lead to the formation of circular SiO x regions ( Fig. 26(b) ) and eventually to pyramidal pit etching (Fig.  26(c) ). Continued pit etching results in an increase in volatile SiO concentration which promotes relatively faster Si saturation of Au-Si alloy droplets ( Fig. 26(d) ). This promotes more rapid SLS SiNW growth compared with nucleation on the planar Si substrate. If pyramidal pit density is sufficient a mat-like morphology of thermal pit assisted SiNWs coalesces and forms a dense network or SiNWs. 
Conclusion
Self-assembled Si nanowires were synthesized via SLS and VLS growth processes and characterized as a template for surface metal silicide formation for electron transport. Also, the fundamental kinetics and growth mechanisms of SLS Si nanowires were investigated. The diameter of all nanowires investigated ranged from 5 nm to 180 nm. The diameter of asgrown SLS SiNWs was controlled, to an extent, through the annealing time. Post-growth Ni deposition and thermal processing was carried out for nickel silicide formation at the SLS SiNW surface. The surface morphology of post-annealed SLS NiSiNWs was sensitive to anneal temperature and ramp rate. Rapid ramps resulted in an atomically smooth Ni-SiNW surface morphology. Slow annealing resulted in a rough NiSiNW morphology indicative of nonuniform domain formation. The presence of Ni on the surface of SLS SiNWs after RTA processing was confirmed via SEM and TEM imaging. EDS measurements also confirmed that the nickel remains on the SLS SiNW surface after thermal processing. Moreover, the substantial increase of the Lα peak (0.85keV) relative to the Kα peak (7.47 keV) in the EDS spectra for the annealed Ni-SiNWs strongly implies nickel silicide formation. Electrical conductivity measurements were performed on as-grown SLS Si nanowires and metal-silicide coated SLS Si nanowires by two-point and four-point methods. NiSi-coated SLS SiNWs exhibited an improvement in electrical conductivity of several orders of magnitude compared with that of as-grown SLS silicon nanowires. VLS Si nanowire synthesis was carried out to study formation of surface metal silicide layers. That process utilized a SiH 4 /Ar mixture at 500 °C. The diameters of VLS SiNWs were modulated by catalyst thickness and annealing duration. TEM analysis confirmed grown VLS SiNWs were crystalline with a <200> growth direction. TEM-EDS results showed ALD W was successfully deposited on the surface of SiNWs (~ 2 nm, 4 nm thickness implied NiSi formation. Simulation and modeling were performed to investigate electrical transport on W silicide layer. I-V characteristics of W-coated VLS SiNWs and Ni-decorated SiNWs showed an improvement in electrical conductivity (~ 8 orders of magnitude) compared with that of as-grown VLS silicon nanowires. Electrical resistivity measurements confirm ohmic behaviour for electron transport. ALD Ni will be a prospective candidate for silicide formation on SiNW surfaces in the future due to the conformal nature of its deposition and growth. A previously unreported SLS growth process was observed. For that growth process it is concluded that the high temperature formation of pyramidal etch pits in the Si wafer substrate resulted in local enhancement of Au-Si alloy droplet formation through production of volatile SiO groups from a solid state SiO 2 -Si reaction. Saturation of the Au-Si alloy droplets at the pyramidal pit edges due to adsorption of SiO groups occurred more rapidly than Si saturation of Au-Si alloy droplets at the planar Si wafer surface. This resulted in relatively faster SLS SiNW nucleation and growth. This growth mode is termed 'thermal pit assisted growth.'
